par Chen, Rongmei;Sisto, Giuliano ;Stucchi, Michele;Jourdain, Anne;Miyaguchi, K.;Schuddinck, Pieter;Woeltgens, P.;Lin, Hesheng;Kakarla, N.;Veloso, Anabela;Milojevic, Dragomir ;Zografos, Odysseas;Weckx, Pieter;Hellings, Geert;Van Der Plas, Geert;Ryckaert, Julien;Beyne, Eric
Référence Digest of technical papers - Symposium on VLSI Technology, 2022-June, page (429-430)
Publication Publié, 2022-07-22
Référence Digest of technical papers - Symposium on VLSI Technology, 2022-June, page (429-430)
Publication Publié, 2022-07-22
Article révisé par les pairs
Résumé : | In this paper, backside power delivery network (BS-PDN) and a high density 2.5D Mimcap (Metal-insulator-metal capacitor) are applied to improve dynamic IR-drop of 2D and 3D ICs at a sub-2nm node. An on-chip PDN design and IR drop modelling framework is proposed and calibrated with the physical design results of 64-bit low power CPU. The calibrated framework is applied to 2D IC PDN with various Mimcap integration and then to 3D IC PDN. The 2.5D Mimcap used here was manufactured with optimized capacitance density of -70 fF/um2. The BSPDN using 2.5D Mimcap has 32.1%/23.5% improvement in IR drop over the no Mimcap/2D Mimcap counterparts respectively, and BSPDN shows 36.3% improvement over the front side PDN (FSPDN) counterpart. Furthermore, by using 2.5D Mimcap + BSPDN in the 3D-IC, the top logic die IR drop is improved by 21.7%. |